The passivation cracking of Micro-structures of IC packages is studied by maximum principal stress theory using a certain 2D FEM model with different design parameters, pitch of lines, width of line, thickness of epoxy, thickness of dielectric layer, thickness of glue, the glue material's yielding stress and Aluminium yielding stress (following as "d", "w", "t_epo", "t_Teos", "t_glue" "sy_glue" and "sy_al" respectively). For different critical process steps, the final process temperature is acted as a representative parameter to analyze its impact. Furthermore, Response Surface Model (RSM) of principal stress is established using any two design parameters. Results show that "d", "w", "t_epo", "sy_glue" and "sy_al" will have great influence on passivation cracking while "t_Teos" have a little impact.
Introduction
Reliability of the Integrated Circuits (ICs) is one of the major concerns for semiconductor industry. Thermo-mechanical failures, such as passivation cracks, pattern shift, loose bond balls, wire break, voids, buckling, hillocks, delamination and(or) debonding, are often observed during manufacturing processes, qualification tests and field applications [1, 2] .
To predict the phenomena of passivation cracking, the analyses of stress distribution in dielectric layers are carried out here. The stresses are obtained by means of Finite Element Method. And a two-dimensional model is employed to represent a cross-section of the IC to find this influence by varying the dimensional parameters and to quantify the stress occurrence during each step of the whole manufacturing process. The principal stress method is used here, which calculates the stress distribution and applies the maximum principal stresses as the failure criteria. From these analyses, we can find the dangerous designed structure schedules and draw out some useful design rules for next generational products.
Finite Element Models
Typical FE Meshes. We use two-dimensional plane strain FE models to perform the simulations. The evaluated geometry is visualized in Fig.2 , which shows a local part of the interconnect structure on the die in the IC package. In this model, there are 6 layers on the silicon substrate consisting of metal and dielectric materials in the interconnect structure and a compound layer on top. Due to the large range in dimensions the mesh density (50nmx50nm) is much larger in the interconnect layers than in the silicon and compound layers. The typical FE meshes of dielectric layer and metal line are shown in Fig.3 (shown area: 5190nmx2625nm). Here the TiN is applied to be instead of Ti material in computations for simplification. Boundary Conditions. In the FE simulations, on the left side of the geometry a symmetry boundary condition is used while the left bottom node is also fixed in y, z-displacements and other three rotating directions.
Loading History. A simplified thermal loading is used, simulating the manufacturing processes of the die and package [3] . The thermal loading is simplified to 5 temperature steps as shown in Fig.3 . More details about loading history can be found in reference [3] .
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Fracture and Damage Mechanics V Material Properties. The material properties and models are given in Table 2 , some of them got from [3, 4] . 
Results
Analyzed Positions and Fitting Method. For the stresses analysis in dielectrics, here maximum principal stresses along the out left side of dielectric layer (i.e. S1_dielleft_O at P_out point of Fig.4 ) and that along internal left side of dielectric layer (i.e. S1_dielleft_I at P_in point of Fig.4) were displayed out. For this model, here the design parameters "d", "w", "t_epo", "t_Teos", "t_glue", the Aluminium yielding stress "sy_al" and the glue yielding stress "sy_glue" were employed as the same as those in Fig.5~Fig.10 .
In order to analyze the impact of design parameters on the stress distribution in dielectric layers, the Response Surface Model [4] is used here. A space-filling Latin-Hypercube-Design consisting of 50 variations is first constructed. Using the parametric non-linear FEM models, FEM simulations are carried out for all the 50 designs. The design optimization problem is to choose the parameters of the package such to minimize the stress and strain values as to maximize the fatigue lifetime, within the specified ranges of design variations. For all response parameters polynomial models are used for RSM generation. The regression statistics indicated that for all polynomial models the reliability and accuracy requirements are accepted, the CV-RSME value is 20.80% for S1_dielleft_O, 5.30% for S1_dielleft_I.
Maximum Principal Stresses. For the model above, the 3D-RSM results of maximum principle stresses along left outside of dielectric layer(i.e. P_out point) are mainly presented following while some special values along left inside of dielectric layer(i.e. P_in point) are shown with together. Fig.5 Max. principal stress along left outside Fig.6 Max. principal stress along left outside Fig.7 Max. principal stress along left of dielectric layer with "w" and "sy_al" of dielectric layer with "t_glue" and "sy_glue" outside of dielectric layer with "w" and "d" Fig.8 Max. principal stress along left outside Fig.9 Max. principal stress along left inside Fig.10 Max. principal stress along left inside of dielectric layer with "t_epo" and "t_Teos" of dielectric layer with "w" and "sy_al" of dielectric layer with "t_epo" and "t_Teos"
Summary
From the above analyses, some conclusions can be drawn out.
• When increasing "w" value, the maximum principle stress along left outside of dielectric layer will increase proportionally; • When decreasing "d", the maximum principle stress along left outside of dielectric layer will increase; • Increasing "t_epo" will decrease the maximum principle stress along left outside of dielectric layer;
• When "t_Teos" increases, it will increase the maximum principle stress a little; • When increasing "sy_al" and "sy_glue", both will increase the maximum principle stress; • To the maximum principle stress along the left inside of dielectric layer, one exception is that increasing the "w" will change the values a little which reach the maximum during the middle range of "w".
